

LIST OF PUBLICATIONS

1. K.V.V. Murthy, R.E. Bedford: "Relationship between Modal Matrix and State Transformation Matrices for 2-element-kind Networks", Proc. IEE (UK), Vol. 125, No. 2, Feb. 1978, pp. 107-108.
2. K.V.V. Murthy, R.E. Bedford: "Transformation between Foster and Cauer Equivalent Networks" – IEEE Trans. CAS-25, No.4, Apr. 1978, pp. 238-239.
3. M.O. Ahmad, K.V.V. Murthy, V. Ramachandran : "A class of Doubly-terminated, Two-variable, Lossless, Ladder Networks"- Proc. 23rd Midwest Symp. on Circuits & Systems, Toledo, Ohio, (USA), Aug. 4-5, 1980, pp. 137-138.
4. K.V.V. Murthy, V. Ramachandran, C.S. Gargour : "On the Generation of Two-variable Reactance Functions and Matrices based on the Matrix Partial Fraction Characterization" -Proc. 23rd Midwest Symp. on Circuits & Systems, Toledo, Ohio (USA), Aug. 4-5, pp. 145-148.
5. K.V.V. Murthy, V. Ramachandran, C.S. Gargour "Residue Matrices and related properties in Two- variable Reactance Functions" - Jour, of the Franklin Inst., Vol. 311, No.1, Jan. 1981, pp. 55-65.
6. M.O. Ahmad, K.V.V. Murthy, V. Ramachandran : "Some classes of Doubly-terminated Two-variable Lossless Ladder-Networks"- Proc. 1981 IEEE - ISCAS, Chicago, Apr. 27-29, pp. 484-487.
7. K.V.V. Murthy, V. Ramachandran, C.S. Gargour : "Characterization and Synthesis of Homogeneous two-variable, Reactance Functions" - Jour, of the Franklin Inst., Vol. 311, No.6, June 1981, pp. 383-390.
8. K.V.V. Murthy, V. Ramachandran : "On the Ranks of certain Matrices" - Proc. IEEE, Vol. 69, No.8, Aug. 1981, pp. 1084 - 1086.
9. M.O. Ahmad, K.V.V. Murthy, V. Ramachandran : "Transfer function Realization of Doubly terminated, two-variable lossless Ladder-Networks" - Proc. 24th Midwest Symp. On Circuits and Systems, Albuquerque, New Mexico, June 29-30, 1981, pp. 638 - 639.
10. M.O. Ahmad, K.V.V. Murthy, V. Ramachandran : "Doubly-terminated two-variable lossless ladder-networks", Jour, of the Franklin Inst., Vol. 314, No. 6, Dec. 1982. pp.381-392.
11. K.V.V. Murthy, S. Kesavan : "On Duda-type continuous equivalent Networks" -Proc. Intl. Conf. on Computers, Systems and Signal Processing, Bangalore (India), Dec. 9-12, pp. 244-247
12. K.V.V. Murthy, B.B. Mone, P.S. Subramanian : "MOCSHA - A Mixed Mode Simulator for MOS Circuits" - Proc. workshop on Review of the State of Art in CAD for LSI/VLSI, SCL Chandigarh, (India), Feb. 5-7, 1985.
13. K.V.V. Murthy, M.N. Prabhu : "Optimization in Mixed packet communication networks" -Proc. of Symposium on Optimisation Design of Experiments and Graph Theory, IIT Bombay, Dec. 1986.
14. T.K.Mondal, S.Y.Kulkarni, K.V.V. Murthy : "TIMSIM - An improved Timing Simulator for MOS LSI/VLSI circuits" - Proc. 2nd Intl. Conf. on VLSI Design, Dec. 15-18, 1989, Bangalore (India), pp. 213-221. contd.,
15. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "VLSI implementable Neural Networks for solving

- linear programming problems efficiently" - Proc. IEEE Conf. ACE 90, Bangalore (India), Jan. 1991, pp. 17-21.
16. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "Design of an Artificial Neural Network chip for image processing applications" , AMSE Review, Vol. 19, No.2, Aug. 1991, pp. 43-51.
 17. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "A VLSI implementable, versatile Electronic Neuron and its applications" Proc. IEEE Intl. Conf. TENCON '91, New Delhi (India), pp. 149-153.
 18. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "Obtaining a better optima in Hopfield's Optimization Neural Network" Proc. IEEE Symp. Intelligent Systems, Bangalore (India), Dec. 1991, pp. 47-50.
 19. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "A new approach to the Associative Memory Design using Neural Networks", Proc. IEEE, ISCAS 1992, San Diego, California (USA), May 10-13, 1992, pp. 2925-2928.
 20. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "A VLSI implementable Design for Boltzmann Machine"- Accepted for presentation in Intl. Joint Conf. on Neural Networks, Baltimore, Maryland (USA) June 7-11, 1992 - (but could not go to the conference for presentation).
 21. S.M.Bhandari, K.V. V. Murthy, S.S.S.P.Rao : "Determination of Parameters for Hopfield and Tank's TSP Neural Network" - . Accepted for presentation in Intl. Joint Conf on Neural Networks, Biejing, China, Nov.3-6,1992 - (but could not go to the conference for presentation).
 22. K.R. Pai, K. V. V. Murthy, V. Ramachandran : " Complementary pole-pairs - A new family of transitional filters," - IEEE Intl. Symposium on Ckts. & Systems, Chicago, May 3-6,1993, pp. 2264-2267.
 23. K.R. Pai, K. V. V. Murthy, V. Ramachandran "A Chebyshev Functional as a basis for the unification of Filter Responses", Proc. National Symposium on Systems, I.I.T .Madras (India), Oct. 3, 1993. [The above paper was also published in a special issue in the Jour, of EETE (India) Vol 41 Nos. 5&6. September-December 1995, pp. 313-315].
 24. K.R. Pai, K. V. V. Murthy, V. Ramachandran "Analysis and Design of Low-Q and High-Q filters derived from complementary pole-pair filters" – IEEE Intl. Symposium on Ckts. & Systems, London, May 30-June 2, 1994, pp. 109-112.
 25. K.R. Pai, K. V. V. Murthy, V. Ramachandran : "Pole-parameter Transformation and its Applications in the Generation of New Families of Complementary pole-pair Filters" - Proc. 36th Midwest Symp. on Ckts. & Systems, Lafayette, Louisiana (USA), Aug. 3-5, 1994.
 26. K.R. Pai, K. V. V. Murthy, V. Ramachandran "Pole-parameter Analysis : A novel approach for the design of filters" – IEE Proc. Circuits Devices Systems., vol. 141, No.2, Apr. 1994, pp. 121-128.
 27. S.Y. Kulkarni, K.V. V. Murthy: "Computation of very high speed VLSI interconnect parameters using

Contd.,

- FEM with higher order elements" - Proc. of Intl. Technical Symposium, Annamalainagar (India), 1993.
28. S.Y. Kulkarni, K.D. Patil, K.V.V. Murthy: "Transmission line model parameters for very high speed VLSI interconnects in MCNTs using FEM with special elements" - Proc. of the Eighth Intl. Conf. On VLSI DESIGN, Jan 4-7,1995, New Delhi (India), pp. 260-264.
 29. S.Y. Kulkarni, K.V.V. Murthy: "Characterization of high speed VLSI interconnects used in MCMV, Proc. National Conf. on Communications, Kanpur, March 1995, pp. 182-188.
 30. S.Y. Kulkarni, K.V.V. Murthy: "Multichip Module Structures for minimizing crosstalk effects in high speed applications", Proceedings of Intl. Conf. on EMI/EMC, Dec. 6-8, 1995, Madras (India) , pp. 34 - 39.
 31. S.Y. Kulkarni, K.V.V. Murthy: "SPICE simulations of high-speed VLSI interconnects for MCMV – Proceedings of Intl. Conf. on Automation, Dec. 12-14, 1995, Indore (India).
 32. S.Y. Kulkarni, K.V.V. Murthy: "Experimental characterization of VLSI Interconnects used in High-Speed Multichip Modules", - Proceedings of Intl. Conf. on VLSI & CAD (ICVS '95), Oct. 15-18, 1995, Seoul, (Korea).
 33. S.Y. Kulkarni, K.V.V. Murthy, N.N.S.S.R.K. Prasad & Y.G.K. Patro, "High-frequency characterization of Multilayer PCB's", Proceedings, of Intl. Conf. on EMI/EMC, Dec. 6-8, 1995, Madras, pp. 63-66.
 34. K.V.V. Murthy and P.C. Unnikrishnan : " A Neural Network Approach to Design Circuits with Lesser Complexity" , Computer Science & Informatics, Vol. 25, No. 1, March 1995, Computer Society of India, pp. 76-81.
 35. S.Y. Kulkarni, K.V.V. Murthy: "Analysis of High Speed VLSI Interconnects used in MCM's with non-linear terminal networks" , Proc. of Intl. Conf. on Emerging Microelectronics and Interconnection Technologies, IISc., Bangalore (India), Feb. 12-16, 1996, pp.291-297.
